SIEMENS

Programmable Controller S5-010W

E811 - STANDEXEMPLAR

Instructions

Programming Instructions

anual	Order No.: 6ES5 998-00
sue 1	
ontents	Order No.:
structions	GWA 4NEB 807 1021-02
ogramming Instructions	GWA 4NEB 807 1071-02

SIMATIC S 5–010 W Programmable Controller

Operating Instructions

SIEMENS

SIMATIC S5–010W Programmable Controller

6ES5 010

1

Operating Instructions

Order No.: GWA 4NEB 807 1021-02



Fig. 1 S5-010W programmable controller with three I/O modules

Co	ontents	Page	Contents	Page
1. 1.1 1.2 1.3 1.4	Description Application Construction Principle of operation Technical specification	2 to 10 2 2 and 3 4 to 8 9 and 10	 3.3 Programming 3.4 Start-up 3.5 Jumper settings on the modules 3.6 Address decoding 3.7 Assignment of address coding jumpers 	15 16 16 to 18 19 19
2.	Installation	11 to 13	4. Maintenance	20
2.1 2.2	Mechanical design Connecting the power supplies Connecting the signal leads	11 11 12	4.1 Changing the lithium battery 4.2 Testing and troubleshooting	20 20
2.4 2.5 2.6	Electrical design General Dimensions	12 12 13	5. Appendix 5.1 Pin assignments 5.2 Memory interface	21 to 23 21 22
3.	Operation	14 to 19	5.4 S5–010 machine code	22 23
3.1 3.2	Controls and displays Time setting	14 15	6. Spare parts	24

1. Description

- **1.1 Application**
- **1.2 Construction**

1.1 Application

The S5-010W programmable controller belongs to the SIMATIC S5 family of programmable controllers and has been designed for use with small machine tools and adaptive control systems. It is suitable for automation tasks for which contactors, relays or simple hardwired electronic systems have been used in the past. The range of functions available permits the assembly of binary logic control systems with memory and time functions.



Fig. 2 Application of S5-010W programmable controllers







The S5-010W programmable controller comprises a housing containing plug-in printed-circuit boards measuring 160×250 mm. Each PCB represents a functional unit.

The modules are housed in an open frame and are interconnected through a 20-way bus which is secured to the rear of the housing. The housing frame permits easy mounting in electronic equipment cabinets and machine tools; no fan is needed.

There are three types of housing available, on with four, one with six and one with eight module locations.

Central processing unit 900

The CPU contains the following:

Bit processor Power supply unit, 24 V primary/5 V secondary Memory for flag operations Backup battery for retentive flags Service panel Receptacle for memory submodule 910

Memory submodule 910

Erasable read-only memory (EPROM) for 1K, 2K or 4K statements, depending on the version.

Input/timer module 400

Digital output module 410 (solid-state)

Interface module 772

For interfacing S5-010W programmable controllers to higher-level control systems.

Programming unit interface module 500

For on-line operation of the S5-010W with the 630, 631 and 670 programming units. Mechanical design as for S5–110 A modules.



Fig. 3 S5-010W programmable controllers with 4, 6 and 8 module locations

1.2 Construction

S5-010W module configurations

The CPU, interface module and input/timer modules are assigned to definite locations. One of the two output modules can be used in place of the interface module.

The maximum configuration is then as follows:



Fig. 4 Maximum module configuration of the S5-010W programmable controllers

1.3 Principle of operation

The program memory contains the STEP 5 program written by the user. The memory is organized bytewise, one byte comprising 8 bits and 2 bytes constituting a complete statement, e.g. AI5.1. This statement implies the following:

 Examine input 15.1 to see whether it is "1" and AND this signal with the result of the previous scanning operation.

The statements contained in the program memory are executed consecutively and cyclically by the processor. The individual memory locations are referenced by an address counter. By incrementing the address counter by +1, it is possible to read out the next two bytes (a complete statement).

The following is a description of the principle of operation of the PC by way of example of the Al 5.1 and = Q5.3 statements (see Fig. 5).

When the address counter of the processor reaches the appropriate memory location, the "Al 5.1" statement stored there is read out.

The parameter 5.1 is output via the address bus to all I/O modules, where it is decoded by the address decoders.

The operation decoder of the CPU evaluates the operand "I" and holds all output modules disabled via the enabling bus.

In conjunction with the full parameter, therefore, input 5.1 is specified and can be examined. Depending on the signal status at the input of this element, either "1" or "0" is transmitted on the input data bus (D_{IN}) to the sequence logic unit of the processor for further processing.

From the bit pattern for the letter "A" in the operation "Al" (A = AND), the decoder recognizes that the result of the scan has to be ANDed with the result of the previous scanning operation in the logic unit.

The new RLO (result of logic operation) is stored in the logic unit.

The next statement, in this case "= Q5.3", is read out by incrementing the address counter again. The address 5.3 is output via the address bus to all I/O modules, where it is decoded.

The decoder evaluates the operand "= Q" and places the result of the logic operation (RLO) stored in the logic on the output data bus (D_{OUT}). After enabling of the I/O modules, the RLO is available at output Q 5.3. Due to the cyclic execution of the statements, the output statuses must be stored on the output module.





1.3 Principle of operation

Central processing unit 6ES5900-OAA12

The CPU incorporates the following functional units:

- Power supply
- Processor with cycle time monitor
- Memory for flag operations Receptacle for EPROM submodule

Power supply

The 24 V DC power supply is provided by a non-stabilized power supply.

The operating voltage of + 5 V required for internal signal processing is produced from the 24 V supply.

Processor

The processor decodes the programmed statements and executes the relevant operations (see STEP5 operation set for the S5-010 PC). The execution time for a statement corresponds to the period of the system clocking and is approximately 20 µs. For 1 K statements, therefore, this gives a cycle time of 20 ms. For cycle time monitoring, the program controller contains a 200 ms.

timer which is continuously reset by the "BE"/"BEC" (block end) and AF0.0 (interrupt) operations. If no resetting of the timer takes place during a 200 ms period, the control system is in an undefined state. The "Cycle fault" display lights up and the link between pins X3 and X4 via the "Watchdog monitor" relay contact is interrupted. To prevent the indefinite state of the control system from being transferred to the machine being controlled it is advisable to run the +24 V supply for all output modules through a contactor driven by the watchdog monitor relay (see Connection diagram, page 11). This will ensure that all outputs assume the logic state "0" during a scan fault.

Memory for flag operations

A 1024 \times 1 bit static RAM is used for flag operations. The memory is subdivided into three areas (see Fig. 7).

Retentive flags:

These flags are addressed by the operations SF, RF, = F, etc. The flag area has battery backup, i. e. the flags retain their signal statuses in the event of power failure. The battery backup can be disabled by a switch on the CPU (see "Service panel").

Non-retentive flags:

These flags are addressed by the operations SF, RF, = F, etc. In the event of a power failure, this flag area is erased.

Output flags:

Output flags are addressed by output operations (SQ, RQ, = Q), i.e. they are set and reset in parallel with the outputs. When scanning the outputs (AQ, ANQ, OQ, ONQ), only these flags are examined; the actual outputs of output and timer modules cannot be scanned. Output flags are erased in the event of power failure.

Output flag Q00.0 cannot be used; flag F00.0 is only needed for interrupt processing.

EPROM submodule 910

EPROMs mounted on a plug-in submodule are used to store the STEP5 program. Submodules are available for 1K, 2K and 4K statements.

The memory submodule is plugged into the appropriate receptacle on the programming unit for programming. After programming, the module is plugged into the receptacle provided for it on the CPU.



Fig. 6 Block diagram of the CPU





1.3 Principle of operation

Input/timer module 6ES5400-OAA11

The module contains the following:

40 inputs for 24 VDC

Four of these can be used as interrupt inputs. Interrupts can be initiated by either the leading edge or trailing edge of the input signal and can be disabled by removing a jumper.

Four analog timers:

Time ranges: 10 ms - 100 ms 100 ms - 1 s 1 s - 10 s - 100 s 10 s

Time setting: Coarse setting by thumbwheel switch Fine adjustment by built-in potentiometers

Displays:

LEDs light up while the timer is running. Accuracy of the timers:

Due to the cyclic execution of the statements, the PC does not detect until some time later that a time has elapsed. The relative error of a timer in relation to its delay time t_{zs} and the cycle time t_{CVCLE} of the STEP 5 program is shown in Fig. 8. Analog timers cannot be used for times that are shorter than the

cycle time.

The maximum relative error is $\frac{\Delta t}{t_{ZS}}$ max. = 100 $\frac{t_{CYCLF}}{t_{ZS}}$ [%].

The maximum absolute error is always equal to the cycle time. In the case of programs with interrupt processing and when using the "BEC" (block end conditionally) statements, it must be remembered that the cycle time t_{CYCLE} is not constant. The maximum relative error can always be estimated from

 $\frac{\Delta t}{t_{ZS}} \max. = 100 \frac{t_{CYCLE}}{t_{ZS}} [\%],$

Digital output module 6ES5410-0AA12

The module contains the following:

24 outputs, 24 V DC/0.8 A; simultaneity factor 50 %

4 outputs, 24 V DC/2 A

Each of the 0.8 A outputs is electronically protected against shortcircuit.

Extra-fast fuses (FF 2.5/250 G) are fitted for protecting the 2 A outputs.

The voltage induced when disconnecting inductive loads is limited to -15 V by internal suppression elements. With inductive loading and rated current, the maximum switching frequency is 1 Hz. Higher switching frequencies are permissible with partial loading of the outputs or if the load is predominantly resistive.

Digital output module 6ES5410-0AA41

The module contains the following:

- 16 outputs, 24 V DC/2 A; simultaneity factor 50 %

Each of the outputs is protected by an integral extra-fast fuse (FF 2.5/250 G). The voltage induced when interrupting inductive loads is limited to -15 V by internal suppression elements. To special order, each output can also be fitted with a freewheeling diode which can be cut out if it is not needed. The circuit-breaking characteristics (qualitative) with and without a freewheeling diode are shown in Fig. 9.

It must be pointed out that the use of freewheeling diodes can cause the current in the inductive load to increase again due to the extended disconnection time. This will cause pumping of the contactor contacts and therefore increased wear.



Relative error: $\frac{\Delta t}{t_{ZS}}0\dots 100\,\frac{t_{CYCLE}}{t_{ZS}}$ [%] when $t_{ZS}>t_{CYCLE}$

Fig. 8 Relative error of timer



Fig. 9 Interrupting inductive loads (qualitative characteristics)

1.3 Principle of operation

Interface module 6ES5772-0AA12

General:

The 6ES5772-0AA12 modules enable up to 15 individual S5-010 programmable controllers to be interfaced to a higher-ranking PC (e.g. S5-150), one such module being needed for each PC. This arrangement is particularly meaningful when the PCs of several autonomous individual machines of, for example, a production line are to operate under a higher-ranking control system.

Signal interchange takes place on a peripheral bus which is looped through all the interface modules, starting from the master PC.

It should be pointed out that a radial arrangement of the peripheral bus is possible and may be the better solution for many applications. It avoids, for example, having to shut down all the S5-010 PCs when changing modules in only one of them. The master PC must have eight inputs and 13 outputs for 24 V. The peripheral bus carries the following signals:

- 8 bits for 8 binary signals from the S5-010 W PC (inputs of the master PC)
- 8 bits for 8 binary signals to the S5-010 W PC (outputs of the master PC)
- 4 bits for addressing the interface modules
- 1 bit for low/high byte selection

In addition to these 21 signal lines a further two are needed for the 24 V supply so that a 24-core SIMATIC cable can be used.



Fig. 10 Interfacing up to 15 S5-010 W programmable controllers to a master PC

All inputs and outputs, including the address bits, are galvanically isolated from the S5-010 PCs, which means that the individual PCs can have different reference potentials. The +24 V and M (reference potential) connections to the interface module must be taken from the power source supplying the input/output modules of the master PC.

The outputs have an output load capability of 30 mA and are current-limited. Since the peripheral bus runs through $n \leq 15$ interface modules, all the eight outputs of an interface module are connected in parallel with n-1 outputs of the other interface modules. The mutual loading of the outputs due to the paralleling is $n \times 1$ mA. The load capability of each output is reduced by this amount.

1.3 Principle of operation

Principle of operation

All aspects of data exchange are initiated by the master PC. The interface modules are addressed sequentially by the master PC for T = 24 ms each. When the address is placed on the bus, the first eight signals (low byte) are transferred immediately, and the second eight signals (high byte) after T/2 = 12 ms, and buffered on the interface module or recalled from the buffer. Seen from the S5-010 PC, the interface module is a module with 16

Seen from the S5-010 PC, the interface module is a module with 16 inputs and 16 outputs. Fig. 11 shows the interaction between the master PC and an S5-010 PC by means of a block diagram.

Minimum times must be adhered to for the transmission mode (see Fig. 12). Since the signals are transmitted through normal I/O modules as 24 V signals, allowance must be made for the delay times of the input module (S5-150) and interface module, which are necessary for reasons of noise immunity.

A minimum time of 12 ms is necessary for transmitting eight signal statuses in both directions. This gives a minimum time of 360 ms for 16 signal statuses (low and high bytes) to each of 15 PCs.

Interrupt processing

The interface module has been equipped with an interrupt circuit in order to improve the data throughput. The interrupt is generated when the S5-010 receives the output data from the master PC.

Cyclic execution of the STEP 5 program of the S5-010 controller is interrupted and the processor returns to the beginning of the program.

program. The first statements of the STEP 5 program are used for interrupt processing, which needs a time of $T_B = n \times 20 \ \mu s$. After time $T_B + t_K + t_{CV}$ (t_K : input delay of interface module; t_{CV} delay due to bus cable), the S5-010 PC has processed the input data (low byte address 6.0–6.7) of the master PC and updated its output data affecting interrupt processing (see Fig. 13).

Certain output data (address 7.0..7.7) are enabled for the master PC after the change from low to high byte and can be processed once the data are received by the master PC (T_E : input delay of master PC).

Interrupt processing therefore ensures that the transmission of data from the master PC to the S5-010 and from the S5-010 to the master PC takes place within the low byte and high byte, respectively, of the same addressing interval T.

Interrupt processing is activated by closing two DIPFIX switches.



Fig. 11 Block diagram of the interface module



Fig. 12 Timing of the transfer mode



1.4 Technical specification

eoneral teennear ope					
Construction	Open frame with plug-in modules	Memory capacity	1K, 2K, 4K		
11		Memory type	EPROM		
Housing with	4 module locations 6 module locations 8 module locations	Addressing range	Hex	Dec	No.
		Timers	Ø.11F.7	$(0.1 \dots 31.7)$	255
Power supply connections	Tab connectors for quick-connect	Outputs	0.11F.7	(0.131.7)	255
watchdog contactor monitor		Cutput flags	Ø.11F.7 Ø.13F.7	(Ø.131.7) (Ø.163.7)	255 511
Connections for inputs and outputs	48-way plug connector, range 2	Non-retentive flags	40.15F.7	(640.195.7)	256
		Battery backup	Lithium ba	ttery,	
Installation	in control cabinets (e.g. 19") or on a vertical mounting surface	for flags	approx. 5	year lite	
		Execution time per	20 µs		
Ambient temperature range	0+55°C	statement			
Storage temperature	−40…+85°C	Cycle monitoring time	200 ms		
Humidity rating	F to DIN 40040	Supply voltage	24 V DC (2030 V)	
A1.0.				4	
Altitude rating	S to DIN 40040	of CPU	max. 800 I	пА	
Mechanical stressing					
		Test voltage	VDE 0160		
Vibration	10–58 Hz, constant deflection 0.15 mm				
Shock	30 g, 18 ms semi-sinusoidal	creepage distances	VDEUTIU		
-					
Drop	VDE 0160	Degree of protection	19 00		×

General technical specification

Dimensions, weights, heat losses

Module	w × h × d (mm)	Weight (kg)	Heat loss (W)
CPU with 2K EPROM submodule with PU interface module		0.42	7 10
Input/timer module	35 × 250 × 160	0.3	8.5
Digital output module 4 \times 2 A/24 \times 0.8 A		0.5	30*
Digital output module 16×2 A		0.75	35*
Interface module		0.3	3
PU interface module 500	40 × 166 × 150	0.4	2
Empty housing with 4 module locations 6 module locations 8 module locations	180 × 270 × 177 260 × 270 × 177 340 × 270 × 177	2.7 3.2 4.3	* Simultaneity factor 50 %

1.4 Technical specification

						· · · · ·												
INPUT/ TIMER MODULE 6ES5400-	No. of timers	Time adjust coarse by t wheel swite	ment humb- fine by ch potenti	ometer	Reproduci of time setting	bility Drif to to	t due emperature	Long-tern error	n Recov time	ery Fine ac potenti	Fine adjustment by potentiometer (500 k Ω)							
0AA11	4	0.010 0.1 1.0 10 10.010	.1 s 0.008. 1.0 s 0.050. 0 s 0.750. 0 s 7.0.	0.160 s 1.500 s 25 s 230 s	± 3 % wit constant s time	th +1 scan	%/10°C	< 5 % per 1000 h	none	interna frontpl	lon ex ate of 10	kternal, max. length connecting lead) m (screened)						
.*									:									
	No. of	Rated input	Input voltage f	or	Input rated	Delay tir	ne	Max. lead at	length in live	cable ⁵)		Insulation ⁶)					
	inputs	voltage	"0" signal	"1" signal	"1" signal	On	Off	24/48 V AC/DC	110 V AC	220 V AC	run sep- arately ⁴)	for rated value	tested at					
	40 24 V DC - 2 V+ 6 V + 15 V or open input				9 mA 1.5–6.5 ms			1000 m 100 m		50 m	600 m	36 V DC	500 VAC					

OUTPUT MODULE 6ES5410-	No. of outputs	Rated output voltage	Voltage r Min.	anges Max.	Max. output current at ″1″ signal	Max. residual current at "0" signal	Signal level of ″1″ outputs	Limiting of volt. ind. on interrupt. ind. load	Switching Resistive	frequency Lamp load	Inductive load	Simultane- ity factor (see Fig. 13)	Insulation ⁶) tested at
0AA41	16	24 V DC	20 V DC	30 V DC	2 A	1 mA	U –2 V	–15 V	100 Hz	11 Hz	2 Hz	50 %	500 V DC
0AA12 2	4	4			2 A	1 mA	U –2 V	1E V	100 -	11 11-	0.11-	100 %	500 1/ 4 0
	24	24 V DC	20 V DC	30 V DC	0.8 A	1 mA	U –1 V	1-15 4				50 %	SUU V AC

INTERFACE MODULE	No. of	Rated input	Input voltage	for	Input rated	Delay tim	ıe	Max. lea	d length in live	Insulation ⁶)			
6ES5772- 0AA12	inputs	voltage	"0" signal	″1" signal	current at "1" signal	On	Off	24/48 V AC/DC	110 V AC	220 V AC	run sep- arately ⁴)	for rated value	tested at
	8 + 8 ¹)	24.V	as for INPUT	/	6.5 mA	1.5–5.5 n	ns	1000 m	100	E0 m	600		500 V AC
	5 ²)	- 24 V	TIMER MOD	JLE	0.5 MA	≦ 0.5 ms	≦ 0.5 ms		100 m	50 11	600 m	36 4 DC	500 V AC
	floating												
	No. Rated Voltage ranges No. of output output voltage Min. Max.		Voltage rar	Voltage ranges Max		Max. residual	Signa of	l level					
			"1" signal	"0" signa	al / 1" o	utputs							
	8 + 8 ¹)	24 V DC	20 V DC	30 V DC	(30-n × 1)mA ³)	5 mA	<i>U</i> –1 V	'					
	floating												

¹) Data inputs and outputs changed over by low/high byte

²) Address inputs and low/high byte

³) n: No. of interface modules driven by a master PC
 ⁴) Various live unshielded cables run without spacing (referred to 220 V AC in adjacent cable)

5) Various live unshielded cables in a common sheath

⁶) Internal 5 V voltage to external supply voltage, inputs/outputs of a module to each other

2.1 Mechanical design 2.2 Connecting the power supplies

2.1 Mechanical design

The lower part of the housing frame is secured to a vertical mount-ing surface by four screws (M6). Sufficient free space must be left above and below the unit so that all the heat losses can be dissipated by natural convection or cabinet ventilation.

When the modules have been plugged in the housing cover can be screwed into place.

The module locations are identified for the following standard configurations.

- CPU: Central processing unit I/T: Input/timer module RB: Suitable for interfacing module
- Output module O:

2.2 Connecting the power supplies

CPU:

The power supply and watchdog monitor are connected by tab connectors for quick-connect terminals (6.3 mm or 2 × 2.8 mm).

Terminal identification:

+ 24 V 0 V	Power supply
X3	Floating contact (opens when PC at
X4	"Stop" and for "Cycle fault")

I/O modules:

380 V, 50 Hz

For all I/O modules, the power supply is connected via the front connectors used for connecting the signal leads.



Fig. 14 Installing the housing



Fig. 15 Connecting the power supply



Fig. 16 Connecting diagram for the S5-010W

2. Installation

2.3 Connecting the signal leads

2.4 Electrical design

2.5 General

2.3 Connecting the signal leads

Each I/O module has a 48-way plug connector for the signal leads. The associated front connector comprises the shell with cable strain relief clamp and one of the following:

- 48-way socket connector with solder posts
 - 48-way socket connector with 1 mm × 1 mm pins

Insulator for 48 crimped connections

Reliable attachment of the front connector is assured by means of an extra locking bar on the connector body. Further details will be found in the section on "Spare parts".

For front connector pin assignments see page 21.

2.4 Electrical design

The power supply must be equipped with smoothing capacitors (approx. 200 μF per Amp load current).

The M-potential bus for the 24 V supply must be as close as possible to the S5-010. All M-potential leads which run to the S5-010 via connectors must have a conductor cross-section of at least 1 mm². The connecting lead between the M-potential bus and the protective earth conductor (PE) must have a conductor cross-section of at least 10 mm².

The housing of the S5-010 is attached to the mounting plate by means of serrated washers which eliminate the need for a ground wire connection.

 $24\ V$ and $220\ V$ leads should be run separately if possible or be bundled separately.

If contactors are housed in the same cabinet as the S5-010, or in the immediate vicinity of the cabinet, it is advisable to fit an RC circuit to the contactor coils ($R = 220\Omega$, $C = 0.25 \mu$ F).

The following measures are recommended if there is a high noise level:

Fit a capacitor of 0.68 μ F between the 0 V terminal of the CPU and the earthing terminal of the subhousing frame.

Connect the connector shell of the cable between the programming unit and its interface module to the M-potential bus of the 24 V supply (on-line operation).

2.5 General

The modules of the S5-010 programmable controller must not be plugged in or unplugged with the system live. The modules employ CMOS technology.

Notes on components and modules sensitive to electrical charge:

- Printed circuits and components must not be touched with bare hands; handle modules by means of the edge connector only.
- Persons intending to handle the modules must discharge themselves to frame potential before touching the modules.

Before unplugging the EPROM submodule the mode selector switch must be set to the "STOP" position.



Fig. 17 Inserting a front connector



2. Installation





Fig. 18 S5-010W programmable controller for four modules



340 77 200 ۲ 4 ۲ ۲ SIEMENS SIMATIC 55-01 İπ 5 v ··· Stop -Batt. low -Cycle fault -Sig status RLO Τ3 0 Test 0 CTest 0 CD Tes op Ø 1/T Ø-СРU I/T ф Q RB Q I/T C 7 M6 fixing screw

Fig. 20 S5-010W programmable controller for eight modules

3.1 Controls and displays

"5 V" LED:

The LED lights up green as soon as the 5 V supply obtained from the 24 V input supply is available.

"Stop/Batt. alarm" LED:

The orange LED lights up when the "Stop/Run" switch is in the "Stop" position or when the same switch is in the "Run" position and, when the 24 V input supply is switched on, the backup battery has insufficient charge to ensure the retention of the flags. The PC can be made ready for operation by moving the switch in the sequence "Run – Stop – Run". The LED will go out. Change the lithium battery.

"Cycle fault" LED:

The orange LED lights up if the program cycle is not proceeding satisfactorily (see description of processor, p. 5).

"Signal status" LED:

see "Memory address" thumbwheel switch

"Result of logic operation" (RLO) LED:

"Stop/Run" switch:

When this switch is moved from "Stop" to "Run", the user program is executed cyclically, starting at the first statement. Moving the switch from "Run" to "Stop" produces an initializing pulse which inhibits the output of commands. All outputs of the I/O modules are reset.

"R (retentive)/NR (non-retentive)" switch:

In the event of a power failure, the flag area F00.1–F3F.7 (F63.7) either has battery backup (position R) or not (position NR).

"Memory address" thumbwheel switch:

When an address is selected in the program memory by means of the thumbwheel switch, the signal status and the result of the logic operation (RLO) of the corresponding STEP 5 statement are displayed on the two LEDs, "Signal status" and "RLO" (result of logic operation). Display of the signal status has no meaning for setting commands (= Q, SQ, RQ).

"Step" 7-segment LED display:

When programming sequence controls, it is possible to identify each step by setting a flag (area $\emptyset 1 \dots F.7$). When programming step flags, make sure only **one flag** in the area $\emptyset 1 \dots F.7$ is set (see example in the programming instructions). The step flags may only be addressed by the SF and RF operations, not with = F. The "Step" display then shows the flag of the current step reached in the program and, in the event of a fault, the step at which the PC has stopped can quickly be ascertained.



Fig. 21 Controls and displays on the S5-010 W programmable controller

3. Operation 3.2 Time setting 3.3 Programming

3.2 Time setting

Sliding switch (4 positions): Coarse setting of the time ranges **before** fitting the housing cover.

Potentiometers "T0...T3": Fine setting of the timers.

LEDs "T0...T3":

The LEDs light up while the relevant timers are running.

"0/Test" switch: With the PC at "Stop", the four timers can be started independently of the program by moving the switch from "0" to "Test". The delay time can then be measured by means of a stopwatch from the length of time that the LED remains on. For setting short times with an oscilloscope or similar instrument, the following measuring points are provided above the switch:

X5...X8: Time T0...T3

X9: Trigger signal Output level 5 V (CMOS) X10: Frame

Screw terminals are provided for connecting external potentiome-ters for fine setting of the times.

Remove wire jumper. Set internal potentiometer to "-" (series connection).



Fig. 22 Controls for time setting

3.3 Programming

The S5-010W programmable controller is programmed in the STEP

The S5-010W programmable controller is programmed in the STEP 5 language (see Programming Instructions for the S5-010). When using the 610 programming unit, the first four memory loca-tions must be left free if there is to be subsequent documentation or amendment of the program by means of a 630, 631 or 670 program-ming unit (starting address AD004). Also, when programming a memory submodule (EPROM) with a 630, 631 or 670 programming unit, make sure that the appropriate jumpers shown in Fig. 23 are fitted.

A 500 interface module is needed for on-line programming with the 630, 631 and 670 programming units.

Note: Avoid touching the printed circuits and components with bare hands.

Memory capacity	Submodule complement	Jun	iper	ass	ignn	nent
(statements)	EPROM I EPROM II	K1	K2	K3	K4	K5
1K 2K 4K Empty module with	2716 (2516) – 2716 (2516) 2716 (2516) 2532 2532 two IC sockets	X X X		× × × × ×	x x x	x



Fig. 23 Jumper assignment of the memory submodule to suit the various EPROMs

3.4 Start-up

3.5 Jumper settings on the modules

3.4 Start-up

Checking the wiring Check the wiring of the external circuits before switching the PC on (see Connection diagram, p. 11). Check the relevant instructions for installation. Read the general instructions.

Checking the power supplies

Permitted tolerance of +24 V supply: 20...30 V DC Maximum ripple content: 5 % Note: Check carefully that there are no connections to circuits of higher voltages.

3.5 Jumper settings on the modules

The coding jumpers for the specified addressing range must be fitted on all I/O modules and checked (for assignment see "Address decoding").

Central processing unit:

Switch on the backup battery by closing the DIPFIX switch S4. When using a memory submodule with ≦ 2K statements: DIPFIX S5 closed/S6 open

4K statements: DIPFIX S6 closed/S5 open Switch off the "Step" LED display: remove the soldered jumper FG (service panel).

Input/timer module:

The pulse edge for interrupt initiation can be adjusted for all four interrupt inputs together.

Soldered jumper EF: pulse edge

Soldered jumper FG: pluse edge

Interrupt generation can be displayed by removing soldered jumper HK.

When using the internal potentiometer for fine setting of the time, wire jumpers must be fitted to the screw terminals.

Interface module:

Interrupt generation is activated with the DIPFIX switches X1/7 and X1/8. The assignment is as follows:

X1	/7	X1	/8	Interr	upt initiation
•	۲	•	۲		None
•	•	•	۲	₽	Pulse edge
•	•	•	-•		of L/H byte
•	-•	•	•		•



Fig. 24 Jumper assignment and positions of the DIL switches on the CPU

3.5 Jumper settings on the modules



Fig. 25 Jumper assignment and positions of the DIL switches on the input/timer module



3.5 Jumper settings on the modules



Fig. 27 Jumper assignment and fuses on the output module 0AA12



3.6 Address decoding 3.7 Assignment of address coding jumpers

3.6 Address decoding

On the I/0 modules there are coding jumpers (soldered jumpers or DIPFIX switches) whose function is to define the addressing range within which the I/0 modules are addressed by the CPU.

Address (decimal)	. (0			4	4		8			1	2			1	6 1		2	20		24			28	В			3	2
Input/timer module 6ES5400–0AA11	Z E								1														Ŧ			-			
Digital output module 6ES5410–0AA12	A A		2		08				2	2	08		-		-		2	08				2)8			-		
Digital output module 6ES5410–0AA41	A		2							2							2		_			2							
Interface module 6ES5772–0AA12	E A																						$\frac{1}{2}$	_				-	
			2	2	Ad	out	put				08	0	.8	Ac	outp	ut													

S5-010W: Setting the addressing range of the I/0 modules with coding jumpers

3.7 Assignment of address coding jumpers

Input/timer module 6ES5400-0AA11

Coding jumpers A B C D	Timers	Interrupt inputs	Inputs	
• • • •	ØØ.1ØØ.4	Ø1.ØØ1.3	Ø1.4Ø5.7	hex.
	ØØ.1ØØ.4	Ø1.ØØ1.3	Ø1.4Ø5.7	dec.
• • •	Ø8.1Ø8.4	Ø9.ØØ9.3	Ø9.4ØD.7	hex.
	Ø8.108.4	Ø9.ØØ9.3	Ø9.413.7	dec.
• • • •	1Ø.11Ø.4	11.Ø11.3	11.415.7	hex.
	16.116.4	17.Ø17.3	17.421.7	dec.
• • • •	18.118.4	19.Ø19.3	19.41D.7	hex.
	24.124.4	25.Ø25.3	25.431.7	dec.

Digital output module 6ES5410-0AA11/12

Coding jumpers B A C	2 A outputs	0.8 A outputs
• • •	Ø1.ØØ1.3 Ø1.ØØ1.3	Ø2.ØØ4.7 Ø2.ØØ4.7
• •	Ø9.ØØ9.3 Ø9.ØØ9.3	ØA.ØØC.7 1Ø.Ø12.7
• • •	11.Ø11.3 17.Ø17.3	12.Ø14.7 18.Ø2Ø.7
• • •	19.Ø19.3 25.Ø25.3	1A.Ø1C.7 26.Ø28.7

Digital output module 6ES5410-0AA41

Coding jumpers B A C	2 A outputs	
•••	Ø1.ØØ2.7 Ø1.ØØ2.7	hex. dec.
• •	Ø9.Ø0A.7 Ø9.Ø1Ø.7	hex. dec.
• • •	11.Ø12.7 17.Ø18.7	hex. dec.
• • •	19.Ø1A.7 25.Ø26.7	hex. dec.

Interface module 6ES4772-0AA12

X1/1	DIPFIX s X1/2	switches X1/3 	X1/4	Consecutive No. of S5-010 controller			
• •		• •	• •	-			
• •		•	• •	1			
• •	••	••	•	2			
				3			

DIPFIX switches X1/6 X1/5 I	Inputs and outputs	
• • • •	Ø6.ØØ7.7 Ø6.ØØ7.7	hex dec
•••	ØE.ØØF.7 14.Ø15.7	hex dec
	16.Ø17.7 22.Ø23.7	hex dec
•••	1E.Ø1F.7 3Ø.Ø31.7	hex dec

19

4. Maintenance

4.1 Changing the lithium battery

4.2 Testing and troubleshooting

The modules are almost entirely maintenance-free.

4.1 Changing the lithium battery (CPU)

The lithium battery has a life of about 5 years. When the battery needs replacing, the work should always be carried out by a trained person employing the following procedure:

1. Set the mode selector switch to "Stop"

- Switch off the 24 V power supply
 Take out the EPROM submodule
- 4. Disconnect the leads to the CPU
- 5. Remove the housing cover

- 6. Take out the CPU
- Detach the terminal connectors, remove the old battery, fit the 7 new battery, replace the connectors
- R Replace the CPU
- 9. Replace the housing cover and screw tight
- 10. Plug in the power supply cable 11. Insert the EPROM submodule
- 12. Switch on the 24 V power supply 13. Set the mode selector switch to "Run"

It is essential to use the correct type of battery specified.

4.2 Testing and troubleshooting

The initial power-up sequence of the PC is as follows:



Fig. 29 Testing and troubleshooting

5. Appendix

5.1 Pin assignments

S5-010 bus signal assignments

B0B4 K0K2	Addressing of blocks Addressing of inputs and outputs in the selected block
Гр	Enabling of 1/0 module outputs
D _{IN}	Signal status of inputs
Dout	Signal status for setting the outputs
RI	Initializing pulse
IR	Interrupt request, group interrupt signal of relevant input/
	timer module
М	0 V DC (GND)

Socket connectors										
2	unas- signed		unas- signed	1						
4	+5 V		м	3						
6	unas- signed		unas- signed	5						
8	IR		RI	7						
10	D _{IN}		D _{OUT}	9						
12	F _P		B4	11						
14	K2		B 3	13						
16	K1		B2	15						
18	К0		B1	17						
20	м		B0 -	19						
	the second se			-						

The pin numbers are marked on the socket connectors.

Front connector pin assignments

The identification of the pins and their geometrical arrangement are shown in Fig. 30.

The correlation between connector pins and input/output addresses (without coding jumpers) is shown in the following tables.

Pin	d	b	z		Pin	d	b	z
2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32	2 101.0 102.0 4 101.1 102.1 6 101.2 102.2 8 101.3 102.3 10 101.4 102.4 12 101.6 102.5 14 101.6 102.6 16 101.7 102.7 18 104.0 M 20 104.1		03.0 03.1 03.2 03.3 03.4 03.5 03.6 03.7 05.0 05.1 05.2 05.3 05.4 05.5 05.6 05.7		2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32		Pext. Pext. Mext. Pext. Pext. Pext. Pext. Pext. Pext. Pext. Pext. Mext. Mext. Mext.	Q02.7 Q02.6 Q02.5 Q02.4 Q02.3 Q02.2 Q02.1 Q02.0 Q01.7 Q01.6 Q01.5 Q01.4 Q01.3 Q01.2 Q01.1 Q01.0
Input	t/timer mod	ule 6ES540	0-0AA11	 Digita	al output m	odule 6ES5	410-0AA41	
Pin	d	b	z		Pin	d	b	Z
2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32	Q01.0 Q01.1 Q01.2 Q01.3 ↓ Q04.0 Q04.1 Q04.1 Q04.2 Q04.3 Q04.4 Q04.5 Q04.6 Q04.7 ↓	Q02.0 Q02.1 Q02.2 Q02.3 Q02.4 Q02.5 Q02.6 Q02.6 Q02.7 M P24 P24 P24 P24 P24 P24 P24 P24	QØ3.0 QØ3.1 QØ3.2 QØ3.3 QØ3.4 QØ3.5 QØ3.6 QØ3.7		2 4 8 10 12 14 16 18 20 22 24 26 28 30 32			Q0 Q1 Q2 Q3 Q4 56 Q7

Digital output module 6ES5410-0AA12 0AA22



Interface module 6ES5772-0AA12

z	b	d	
+	+	+	32
+	+	+	30
+	+	+	28
+	+	+	26
+	+	+	24
+	+	+	22
+	+	+	20
+	+	+	18
+	+	+	16
+	+	+	14
+	+	+ -	12
+	+	+	10
+	+	+	. 8
+	+	+	6
+	+	+	4
+	+	+	2
Fia	30 6	ront	

assignments (looking at plug connector)

5. Appendix

5.2 Memory interface 5.3 Timing

5.2 Memory interface

shown on the plug connector of the memory submodule (looking at the pin side)

Address bus, bit 0 to 11 Data bus, bit 0 to 7 CHIP SELECT. Enabling of first/second EPROM of user memory
Programming input of first/second EPROM ("Read" enable)
Identification for memory capacity (0.5K, 1K or 2K statements) Battery test pin Result of logic operation (RLO) Signal status of I/0 modules Block end Initializing pulse request Stop clock External clock Basic clocking of CPU
No operation (test module: "1"

	с	b	а
1	$\overline{RI_0}$	0 V	+ 5 V (V _{cc})
2	A ₀	A ₁	A ₂
3	A ₃	A ₄	A ₅
4	- A ₆	A ₇	A ₈
5	A ₉	A ₁₀	A ₁₁
6	PD1	PD2	BE
7	NOP	VKE	STAT.
8	ZS	$\overline{T_1}$	К6
9	FP	FR	STOP
10	00	01	02
11	03	04	05
12	0 ₆	07	K1
13	CS1	RIA	К2
14	CS2	TS	К3
15	$\overline{T_{ext}}$	unas- signed	К4
16	Vpp	0 V	К5

5.3 Timing

+	>	25.00
4	_	$z.0 \mu s$
±.	-	10 -

- $\begin{array}{l} t_1 = 1.0 \ \mu\text{s} \\ t_2 \leq 19 \ \mu\text{s} \\ t_3 \geq 4.0 \ \mu\text{s} \\ t_4 \leq 6.0 \ \mu\text{s} \\ \Delta \leq 2.0 \ \mu\text{s} \end{array}$



5. Appendix

5.4 S5-010 machine code

S5-010 machine code									Control signals													
	Туре	IQ/	NEG.			K2	K1	К0	1/Q								Ena	Enable Clock			First	
oper- ation	C7	F C6	C5	C4	C3	C2	C1	C0	B7	B6	B5	B4	B3	B2	B1	BO	1/0	RAM	First	RLO	(IQ)	RLO
													•				F _P	F _R	CL IQ	CL RLO		
Al	1	1	0	0	0				0												0	
01	1	1	0	0	1				0												0	
ANI	1	1	1	0	0				0												0	
ONI	1	1	1	0	1				0												0	
AQ	1	1	0	0	0				1											1	0	
oq	1	1	0	0	1				1												0	
ANQ	1	1	1	0	0				1												0	- -
ONQ	1	1	1	0	1				1												0	nden
AF	1	0	0	0	0	Pin	add	ress	0	a	Blocl ddre	k ss	BI	ock a	addre	ess					0	lepei
OF	1	0	0	0	1		bloc	k	0	ch	1st arac	ter	2r	nd ch	arac	ter					0	am-c
ANF	1	0	1	0	0				0												0	rogr
ONF	1	0	1	0	1				0												0	
SQ	1	1	0	1	0				1												1	
RQ	1	1	1	1	0				1												1	
= Q	1	1	0	1	1				1										_		1	
SF	1	0	0	1	0				0												1	
RF	1	0	1	1	0				0												1	
=F	1	0	0	1	1				0												1	
AF Ø.Ø	1	0	0	0	0	0	0	0					0							-		
NOP1	1	1	1	1	1	1	1	1					1								No effec	fect
NOPØ	0	0	0	0	0	0	0	0					0									lo eff
BE	0	1	1	0	0	1	0	1					0								1	Z
BEC	0	0	0	0	0	1	0	1		0											1	

6. Spare parts

	Order No.	Weight approx kg
Empty housing with 4 module locations	6ES5710-0AB11	2.7
Empty housing with 6 module locations	6ES5710-0AB21	3.2
Empty housing with 8 module locations	6ES5710-0AB31	4.3
Central processing unit with service panel and receptacle for EPROM submodule	6ES5900-0AA12	0.42
Memory submodule with sockets for 2K EPROM (without EPROM)	6ES5910-0AA01	
Memory submodule with EPROM for 1K statements	6ES5910-0AA21	0.04
Memory submodule with EPROM for 2K statements	6ES5910-0AA31	
Memory submodule with EPROM for 4K statements	6ES5910-0AA41	
Input/timer module 40 inputs, 24 V and 4 analog timers	6ES5400-0AA11	0.3
Digital output module, 24 V DC 24 outputs 0.8 A (current-limited) 4 outputs 2.0 A	6ES5410-0AA12	0.5
12 outputs 0.8 A (current-limited) 4 outputs 2.0 A	6ES5410-0AA22	
Digital output module , 24 V DC 16 outputs 2.0 A	6ES5410-0AA41	0.75
Interfacing module , 24 V DC 16 inputs 16 outputs	6ES5772-0AA12	0.3
Programming unit 610	6ES5610-8CA11	
Programming unit 630	6ES5630-0CA21	
Programming unit 631	6ES5631-0AA21	15
Programming unit 670	6ES5670-0CA21	27
Programming unit interface module 500 for on-line operation	6ES5500-7AA11	0.4
Lithium battery	6ES5980-0AD41	

	Order No.	Weight approx. kg
uses for output modules AA41 FF2.5/250G AA12 FF2.5/250G	261 131	
SIEMENS connectors for /0 modules		
Connector A with locking latches or round cables flat ribbon cables	6XX3 014 6XX3 015	
Connector B with locking latches Wdth 15 mm Wdth 20 mm	6XX3 010 6XX3 012	ürth
nsert for round cables lia. 11.5 mm lia. 16 mm	6XX3 048 6XX3 050	auteile-Se 6, 8510 Fi 30 01-1
nsert for flat ribbon cables	6XX3 051	11) 3
Socket connector model F or crimped connections, I8-way	6XX3 016	SIEMEN Postfaci Tel. (09
Crimp snap-in contacts for vire cross-sections of 0.09–0.15 mm ² 0.14–0.5 mm ² 0.75–1.5 mm ² Socket connector model F or manually soldered connections, t8-way	6XX3 031 6XX3 032 6XX3 033 6XX3 103	
HARTING connectors for /0 modules		
Connector shell (wide)	09060480 504	
-atching bar eft ight	0906000 9913 0906000 9919	04 kamp
atching element eft ight	0906000 9907 9908	a. Harting ostfach 1 992 Espel
nsulator for simped connections	048 3201	
Socket contacts for crimping Round wire 0.14–0.5 mm ² Round wire 0.75–1.5 mm ²	000 6421 000 6431	
Operator's Manual for S5-010W programmable		
controllers	1	
r German	6ES5998-0CA11	
controllers n German n English	6ES5998-0CA11 6ES5998-0CA21	

Siemens Aktiengesellschaft

.